Operating System Set 5
On This Page
This set of Operating System (OS) Multiple Choice Questions & Answers (MCQs) focuses on Operating System Set 5
Q1 | Control Unit acts as the central nervous system of the computer.
- true
- false
Q2 | What does MBR stand for?
- main buffer register
- memory buffer routine
- main buffer routine
- memory buffer register
Q3 | In the instruction ADD A, B, the answer gets stored in
- b
- a
- buffer
- c
Q4 | What does PC stand for?
- program changer
- program counter
- performance counter
- performance changer
Q5 | Which of the following holds the last instruction fetched?
- pc
- mar
- mbr
- ir
Q6 | The portion of the processor which contains the hardware required to fetch the operations is
- datapath
- processor
- control
- output unit
Q7 | Causing the CPU to step through a series of micro operations is called
- execution
- runtime
- sequencing
- pipelining
Q8 | The functions of execution and sequencing are performed by using
- input signals
- output signals
- control signals
- cpu
Q9 | What does D in the D-flip flop stand for?
- digital
- direct
- delay
- durable
Q10 | What is the high speed memory between the main memory and the CPU called?
- register memory
- cache memory
- storage memory
- virtual memory
Q11 | Cache Memory is implemented using the DRAM chips.
- true
- false
Q12 | Whenever the data is found in the cache memory it is called as
- hit
- miss
- found
- error
Q13 | LRU stands for
- low rate usage
- least rate usage
- least recently used
- low required usage
Q14 | When the data at a location in cache is different from the data located in the main memory, the cache is called
- unique
- inconsistent
- variable
- fault
Q15 | Which of the following is not a write policy to avoid Cache Coherence?
- write through
- write within
- write back
- buffered write
Q16 | Which of the following is an efficient method of cache updating?
- snoopy writes
- write through
- write within
- buffered write
Q17 | In mapping, the data can be mapped anywhere in the Cache Memory.
- associative
- direct
- set associative
- indirect
Q18 | The number of sign bits in a 32-bit IEEE format is
- 1
- 11
- 9
- 23
Q19 | The transfer between CPU and Cache is
- block transfer
- word transfer
- set transfer
- associative transfer
Q20 | Computer has a built-in system clock that emits millions of regularly spaced electric pulses per called clock cycles.
- second
- millisecond
- microsecond
- minute
Q21 | It takes one clock cycle to perform a basic operation.
- true
- false
Q22 | The operation that does not involves clock cycles is
- installation of a device
- execute
- fetch
- decode
Q23 | The number of clock cycles per second is referred as
- clock speed
- clock frequency
- clock rate
- clock timing
Q24 | CISC stands for
- complex information sensed cpu
- complex instruction set computer
- complex intelligence sensed cpu
- complex instruction set cpu
Q25 | Which of the following processor has a fixed length of instructions?
- cisc
- risc
- epic
- multi-core