Computer Architecture Set 9

Computer Science Engineering (CSE)

Practice Mode Previous Next
On This Page

This set of Computer Architecture Multiple Choice Questions & Answers (MCQs) focuses on Computer Architecture Set 9

Q1 | The status flags required for data transfer is present in            
  • device
  • device driver
  • interface circuit
  • none of the mentioned
Answer: interface circuit
Explaination:
the circuit holds the flags which are required for data transfers.
Q2 | User programmable terminals that combine VDT hardware with built-in microprocessor is            
  • kips
  • pc
  • mainframe
  • intelligent terminals
Answer: intelligent terminals
Explaination:
none.
Q3 | Which most popular input device is used today for interactive processing and for the one line entry of data for batch processing?
  • mouse
  • magnetic disk
  • visual display terminal
  • card punch
Answer: mouse
Explaination:
in batch processing systems the processes are grouped into batches and they’re executed in batches.
Q4 |               is used as an intermediate to extend the processor BUS.
  • bridge
  • router
  • connector
  • gateway
Answer: bridge
Explaination:
the bridge circuit is basically used to extend the processor bus to connect devices.
Q5 |                   is an extension of the processor BUS.
  • scsi bus
  • usb
  • pci bus
  • none of the mentioned
Answer: pci bus
Explaination:
the pci bus is used as an extension of the processor bus and devices connected to it, is like connected to the processor itself.
Q6 | What is the full form of ISA?
  • international american standard
  • industry standard architecture
  • international standard architecture
  • none of the mentioned
Answer: industry standard architecture
Explaination:
the isa is an architectural standard developed by ibm for its pc’s.
Q7 | What is the full form of ANSI?
  • american national standards institute
  • architectural national standards institute
  • asian national standards institute
  • none of the mentioned
Answer: american national standards institute
Explaination:
the ansi is one of the standard architecture used by companies in designing the systems.
Q8 | SCSI stands for                         
  • signal computer system interface
  • small computer system interface
  • small coding system interface
  • signal coding system interface
Answer: small computer system interface
Explaination:
the scsi bus is used to connect disks and video controllers.
Q9 | ISO stands for                       
  • international standards organisation
  • international software organisation
  • industrial standards organisation
  • industrial software organisation
Answer: international standards organisation
Explaination:
the iso is yet another architectural standard, used to design systems.
Q10 | The system developed by IBM with ISA architecture is               
  • sparc
  • sun-sparc
  • pc-at
  • none of the mentioned
Answer: pc-at
Explaination:
none.
Q11 | IDE disk is connected to the PCI BUS using               interface.
  • isa
  • iso
  • ansi
  • ieee
Answer: isa
Explaination:
none.
Q12 | IDE stands for                     
  • integrated device electronics
  • international device encoding
  • industrial decoder electronics
  • international decoder encoder
Answer: integrated device electronics
Explaination:
the ide interface is used to connect the hard disk to the processor in most of the pentium processors.
Q13 | The            circuit enables the generation of the ASCII code when the key is pressed.
  • generator
  • debouncing
  • encoder
  • logger
Answer: encoder
Explaination:
the signal generated upon the pressing of a button is encoded by the encoder circuit into the corresponding ascii value.
Q14 | To overcome multiple signals being generated upon a single press of the button, we make use of               
  • generator circuit
  • debouncing circuit
  • multiplexer
  • xor circuit
Answer: debouncing circuit
Explaination:
when the button is pressed, the contact surfaces bounce and hence it might lead to the generation of multiple signals. in order to overcome this, we use debouncing circuits.
Q15 | The best mode of connection between devices which need to send or receive large amounts of data over a short distance is            
  • bus
  • serial port
  • parallel port
  • isochronous port
Answer: parallel port
Explaination:
the parallel port transfers around 8 to 16 bits of data simultaneously over the lines, hence increasing transfer rates.
Q16 | The output of the encoder circuit is/are               
  • ascii code
  • ascii code and the valid signal
  • encoded signal
  • none of the mentioned
Answer: ascii code and the valid signal
Explaination:
the encoder outputs the ascii value along with the valid signal which indicates that a key was pressed.
Q17 | The disadvantage of using a parallel mode of communication is               
  • it is costly
  • leads to erroneous data transfer
  • security of data
  • all of the mentioned
Answer: it is costly
Explaination:
the parallel mode of data transfer is costly as it involves data being sent over parallel lines.
Q18 | In a 32 bit processor, the A0 bit of the address line is connected to            of the parallel port interface.
  • valid bit
  • idle bit
  • interrupt enable bit
  • status or data register
Answer: status or data register
Explaination:
none.
Q19 | The Status flag circuit is implemented using            
  • rs flip flop
  • d flip flop
  • jk flip flop
  • xor circuit
Answer: d flip flop
Explaination:
the circuit is implemented using the edge triggered d flip flop, that
Q20 | In the output interface of the parallel port, along with the valid signal                is also sent.
  • data
  • idle signal
  • interrupt
  • acknowledge signal
Answer: idle signal
Explaination:
the idle signal is used to check if the device is idle and ready to receive data.
Q21 | DDR stands for                       
  • data direction register
  • data decoding register
  • data decoding rate
  • none of the mentioned
Answer: data direction register
Explaination:
this register is used to control the flow of data from the dataout register.
Q22 | In a general 8-bit parallel interface, the INTR line is connected to                 
  • status and control unit
  • ddr
  • register select
  • none of the mentioned
Answer: status and control unit
Explaination:
none.
Q23 | The mode of transmission of data, where one bit is sent for each clock cycle is               
  • asynchronous
  • parallel
  • serial
  • isochronous
Answer: isochronous
Explaination:
in the isochronous mode of transmission, each bit of the data is sent per each cycle.
Q24 | The transformation between the Parallel and serial ports is done with the help of               
  • flip flops
  • logic circuits
  • shift registers
  • none of the mentioned
Answer: shift registers
Explaination:
the shift registers are used to output the data in the desired format based on the need.
Q25 | The serial port is used to connect basically            and processor.
  • i/o devices
  • speakers
  • printer
  • monitor
Answer: i/o devices
Explaination:
the serial port is used to connect the keyboard and other devices which input or output one bit at a time.
Previous Next