On This Page

This set of 8086 Microprocessor Multiple Choice Questions & Answers (MCQs) focuses on 8086 Microprocessor Set 6

Q1 | destination inverts each bit of destination
  • not
  • nor
  • and
  • or
Q2 | Instruction providing both segment base and offset address are called
  • below type .
  • far type
  • low type
  • high type
Q3 | The conditional branch instruction specify for branching
  • conditions
  • instruction
  • address
  • memory
Q4 | The microprocessor determines whether the specified condition exists or not by testing the
  • carry flag
  • conditional flag
  • common flag
  • sign flag
Q5 | The LES copies to words from memory to register and
  • ds
  • cs
  • es
  • ds
Q6 | The translates a byte from one code to another code
  • xlat
  • xchng
  • pop
  • push
Q7 | The contains an offset instead of actual address
  • sp
  • ip
  • es
  • ss
Q8 | The 8086 fetches instruction one after another from of memory
  • code segment
  • ip
  • es
  • ss
Q9 | The BIU contains FIFO register of size 6 bytes called .
  • queue
  • stack
  • segment
  • register
Q10 | The is required to synchronize the internal operands in the processor CLK Signal
  • ur signal
  • vcc
  • aie
  • ground
Q11 | The pin of minimum mode AD0-AD15 has address
  • 16 bit
  • 20 bit
  • 32 bit
  • 4 bit
Q12 | The pin of minimum mode AD0- AD15 has _ data bus
  • 4 bit
  • 20 bit
  • 16 bit
  • 32 bit
Q13 | is used to write into memory
  • rd
  • wr
  • rd / wr
  • clk
Q14 | The RD, WR, M/IO is the heart of control for a mode
  • minimum
  • maximum
  • compatibility mode
  • control mode
Q15 | In a minimum mode there is a on the system bus
  • single
  • double
  • multiple
  • triple
Q16 | If MN/MX is low the 8086 operates in mode
  • minimum
  • maximum
  • both (a) and (b)
  • medium
Q17 | In max mode, control bus signal So,S1 and S2 are sent out in form
  • decoded
  • encoded
  • shared
  • unshared
Q18 | The bus controller device decodes the signals to produce the control bus signal
  • internal
  • data
  • external
  • address
Q19 | A Instruction at the end of interrupt service program takes the execution back to the interrupted program
  • forward
  • return
  • data
  • line
Q20 | Primary function of memory interfacing is that the should be able to read from and write into register
  • multiprocessor
  • microprocessor
  • dual processor
  • coprocessor
Q21 | To perform any operations, the Mp should identify the
  • register
  • memory
  • interface
  • system
Q22 | The Microprocessor places address on the address bus
  • 4 bit
  • 8 bit
  • 16 bit
  • 32 bit
Q23 | The Microprocessor places 16 bit address on the add lines from that address by register should be selected
  • address
  • one
  • two
  • three
Q24 | The of the memory chip will identify and select the register for the EPROM
  • internal decoder
  • external decoder
  • address decoder
  • data decoder
Q25 | Microprocessor provides signal like to indicate the read operatio
  • low
  • mcmw
  • mcmr
  • mcmwr