8085 Microprocessor Set 2

Bachelor of Science in Computer Science FY (BSc CS),

Bachelor of Science in Information Technology FY (BSc IT),

Bachelor of Computer Applications (BCA),

Bachelor of Science in Information Technology (BSc IT),

Bachelor of Science in Computer Science (BSc CS)

Practice Mode Previous Next
On This Page

This set of 8085 Microprocessor Multiple Choice Questions & Answers (MCQs) focuses on 8085 Microprocessor Set 2

Q1 | IP Stand for:
  • instruction pointer
  • instruction purpose
  • instruction paints
  • none of these
Answer: instruction pointer
Q2 | CS Stand for:
  • code segment
  • coot segment
  • cost segment
  • counter segment
Answer: code segment
Q3 | DS Stand for:
  • data segment
  • direct segment
  • declare segment
  • divide segment
Answer: data segment
Q4 | The acculatator is 16 bit wide and is called:
  • ax
  • ah
  • al
  • dl
Answer: ax
Q5 | How many bits the instruction pointer is wide:
  • 16 bit
  • 32 bit
  • 64 bit
  • 128 bit
Answer: 16 bit
Q6 | How many type of addressing in memory:
  • logical address
  • physical address
  • both a and b
  • none of these
Answer: both a and b
Q7 | The size of each segment in 8086 is:
  • 64 kb
  • 24 kb
  • 50 kb
  • 16kb
Answer: 64 kb
Q8 | The pin configuration of 8086 is available in the________:
  • 40 pin
  • 50 pin
  • 30 pin
  • 20 pin
Answer: 40 pin
Q9 | DIP stand for:
  • deal inline package
  • dual inline package
  • direct inline package
  • digital inline package
Answer: dual inline package
Q10 | EA stand for:
  • effective address
  • electrical address
  • effect address
  • none of these
Answer: effective address
Q11 | BP stand for:
  • bit pointer
  • base pointer
  • bus pointer
  • byte pointer
Answer: base pointer
Q12 | DI stand for:
  • destination index
  • defect index
  • definition index
  • delete index
Answer: destination index
Q13 | SI stand for:
  • stand index
  • source index
  • segment index
  • simple index
Answer: source index
Q14 | ALE stand for:
  • address latch enable
  • address light enable
  • address lower enable
  • address last enable
Answer: address latch enable
Q15 | NMI stand for:
  • non mask able interrupt
  • non mistake interrupt
  • both
  • none of these
Answer: non mask able interrupt
Q16 | The offset of a particular segment varies from _________:
  • 000h to fffh
  • 0000h to ffffh
  • 00h to ffh
  • 00000h to fffffh
Answer: 0000h to ffffh
Q17 | Which are the factor of cache memory:
  • architecture of the microprocessor
  • properties of the programs being executed
  • size organization of the cache
  • all of these
Answer: all of these
Q18 | ________ is usually the first level of memory access by the microprocessor:
  • cache memory
  • data memory
  • main memory
  • all of these
Answer: cache memory
Q19 | Microprocessor reference that are not available in the cache are called_________:
  • cache hits
  • cache line
  • cache misses
  • cache memory
Answer: cache misses
Q20 | Which causes the microprocessor to immediately terminate its present activity:
  • reset signal
  • interupt signal
  • both
  • none of these
Answer: reset signal
Q21 | Which is responsible for all the outside world communication by the microprocessor:
  • biu
  • piu
  • tiu
  • liu
Answer: biu
Q22 | INTR: it implies the__________ signal:
  • intrrupt request
  • intrrupt right
  • intrrupt rongh
  • intrrupt reset
Answer: intrrupt request
Q23 | Which of the following are the two main components of the CPU?
  • control unit and registers
  • registers and main memory
  • control unit and alu
  • alu and bus
Answer: control unit and alu
Q24 | The language that the computer can understand and execute is called
  • machine language
  • application software
  • system program
  • all of the above
Answer: machine language
Q25 | Which of the following is used as a primary storage device?
  • magnetic drum
  • prom
  • floppy disk
  • all of these
Answer: prom
Previous Next